Job was saved successfully.
Job was removed from Saved Jobs.

Staff Physical Design Engineer

180,000 – 210,000 yearly

NPAworldwide Recruitment Network

Last Updated: 11/25/22

Job Description

Job description:

Unique opportunity to join an established international company in their North America expansion. Working from the NA headquarters, you will have the ability to be an impact player working with some other exceptionally talented people. The Physical Design Engineer will be responsible for the entire product design lifecycle. Top level and block level experience is required. This is a hands-on technical position and will have opportunities to work on a variety of challenging designs. The Staff Physical Design Engineer will work closely with customer, frontend and integration teams to ensure successful tape outs.

Primary Responsibilities:

  • Active participation in technical and schedule discussions with ASIC customers and design teams
  • Chip/Block Level Floorplanning and pin assignment
  • Pre-layout STA to ascertain feasibility, timing constraint validation and feedback to customers and design teams
  • Review top-level/block-level clock specifications for completeness and feasibility
  • Handle all the Physical design tasks (Placement, Timing Optimization, Clock Tree Synthesis, Routing)
  • Perform sign-off tasks (RC Extraction, Static Timing Analysis, IR drop analysis and Physical Verification)
  • BSEE, with 8+ years of experience. MSEE preferred.
  • Strong experience in ASIC Physical Design; Experience in an SoC product development organization with tapeouts at 28nm/16nm design nodes
  • Hands-on Experience with implementation EDA tools like ICC2/Innovus
  • Experience in both Flat and Hierarchical layouts.
  • Strong problem solving skills and ability to analyze and resolve physical design issues related to library, timing constraints or CAD tools is required.
  • Experience with power analysis and IR-drop tools (primepower/Redhawk) and Static Timing Analysis (Primetime)
  • Experience with Physical Verification and fix PV errors in layout
  • Expert handling of Verilog HDL based Netlists, Physical design libraries, Scripting (Perl/Tcl/Python) is required
  • Good understanding of ASIC frontend design.
  • Team player with good interpersonal and communication skills
  • experience in ASIC/SOC services company desired
  • small company/organization experience desired
  • international or Japanese experience a plus
Why is This a Great Opportunity:

Great company with a ton of IP, growth opportunity.

Salary Type : Annual Salary

Salary Min : 180000

Salary Max : 210000

Currency Type : US Dollars

Company Details

Grand Rapids, Michigan, United States
NPAworldwide connects you to premier independent recruiting firms located throughout Europe, Asia, Australia, Africa and the Americas. Get connected with members around the world to widen your employer pool, get specialized placements, and find perfect matches -- all at no cost. Our members are placement professionals seeking long-term fits. Working with our recruiters gets you access to relocatio...